Abstract-A methodology for DC-DC conversion in three-dimensional (3-D) circuits is described in this paper. The proposed approach exploits both linear and switching buck converters with different conversion ranges, thereby increasing power efficiency. By replacing the traditional LC filter within a switching converter with a distributed filter, a significant increase in efficiency is demonstrated. Additionally, the physical structure of the filter simultaneously enables the distribution of high current to the load while filtering the switching signal at the input. Design guidelines and expressions are developed, achieving good agreement with simulations based on the MIT Lincoln Laboratories CMOS/SOI 180-nm 3-D technology. The proposed converter distributes 2.5 A maximum current, achieving conversion from 3.3 V to 2.5 V and 1 V with, respectively, 74% and 44% power efficiency.
I. INTRODUCTION
T O COMPENSATE for the significant increase in power dissipation, multiple power supplies have been incorporated into large scale circuits. Multivoltage circuits exploit delay differences among the different signal paths by selectively lowering the supply voltage of these gates along the noncritical delay paths while maintaining a higher supply voltage on the critical delay paths to satisfy a target clock frequency [1] , [2] .
To reduce power dissipation and latency in high complexity circuits, an emerging three-dimensional (3-D) integrated circuit technology is under development [3] . In a 3-D technology, individual planes of 2-D integrated circuits are combined into 3-D cubes, increasing density and functionality. The distance between different circuit domains in a 2-D technology is significantly reduced once a plane is partitioned and stacked into a 3-D structure [3] .
3-D integration offers novel architectural opportunities for microprocessors, as exemplified in Fig. 1 . A multiplane structure enables the efficient partitioning of different portions of high performance, high complexity systems, such as memory, RF, and digital circuits. Additionally, heterogeneous technologies can be integrated onto different planes within the same system, thereby improving performance. on on-chip converter circuits are described in Section II. In Section III, a methodology for designing a novel linear and switching converter for 3-D circuits is described, followed by the design of a linear converter and a switching converter in 3-D technology in Section IV and Section V, respectively. Two case studies are described in Section VI. In Section VII, a performance comparison between the proposed circuit and other on-chip DC-DC converters is presented. Finally, the paper is concluded in Section VIII.
II. BACKGROUND
Converting AC or DC power supplies into lower or higher DC power supplies has been a topic of interest since the invention of modern electrical networks [6] . For integrated circuit applications, converting a high DC power supply into a lower DC power supply (called buck conversion) is of primary interest. Three common types of DC-DC converters are linear, switched-capacitor, and switching converters [7] .
A. Linear Converters
A linear converter, also called a low dropout regulator (LDO), is effectively a controllable voltage divider, as shown in Fig. 2 . The output voltage is determined by and the ratio of the impedance of the power MOSFET and the load. An amplifier in a feedback loop senses the output DC voltage and appropriately adjusts the gate voltage of transistor to provide the required current to the load. Note that transistor is typically very wide to conduct a large amount of current.
The design simplicity of a linear converter is attractive; however, at lower conversion ratios, the power efficiency exhibited by this type of converter is relatively low since the maximum power efficiency is determined by the ratio between the output and input DC voltages (1) Due to the maximum power efficiency imposed by (1) , the current efficiency is of interest in linear converters (2) where (3) For high conversion ratios, however, an LDO is an attractive approach. In [8] , conversion from 1.2 V to 0.9 V with 94% current efficiency is demonstrated, resulting in 71% power efficiency while delivering 100 mA maximum current. In this circuit, the LDO achieves a small dropout voltage and fast load regulation due to a single-stage feedback loop, rapidly adjusting the PMOS power transistor (Fig. 2) . Alternatively, an LDO with an impedance-attenuated buffer is described in [9] . Dynamically-biased shunt feedback is used, achieving stability of the LDO over a wide range of current loads. In this circuit, the input voltage ranges from 2 V to 5.5 volts, while the minimum output DC voltage is 1.8 V. With 99.8% current efficiency, the highest and lowest power efficiencies are 89% and 32%, respectively, delivering 200 mA maximum current.
B. Switched-Capacitor Converters
The operation of a switched-capacitor converter is based on periodically charging/discharging the charge pump capacitors through resistive switches. These switches contribute to the power losses of the converter. Additionally, a switched-capacitor converter exhibits poor output voltage regulation. To maintain a stable output voltage, high power feedback control circuitry is used which decreases the power efficiency. A switched-capacitor convertor can typically provide moderate levels of efficiency for small conversion ratios, while providing low current loads. The output resistance limits the peak power efficiency of a capacitive converter; the efficiency of a switched-capacitor converter therefore increases as the current load decreases [10] . A controllable DC-DC converter that combines a switched-capacitor voltage divider and a linear regulator is described in [11] . The circuit converts 2.5 V to as low as 0.65 V. A hybrid switched-capacitor and linear converter achieves higher power efficiency than a traditional linear converter. In this circuit, the switched capacitor converter generates a power supply with relatively high efficiency. Depending upon the required DC output voltage, a high voltage (with input power supply) or low voltage (with input power supply) linear converter is chosen using programmable control circuitry. The highest and lowest power efficiencies achieved by the proposed circuit when converting from 2.5 volts to 2.35 V and 0.6 V are 93% and 25%, respectively, delivering 100 mA maximum current.
C. Switching Converters
A switching converter is the most common converter due to the high efficiency of this type of converter. A standard topology of a buck converter is depicted in Fig. 3 [1] , [12] . The working principle of this converter is based on an AC signal produced by the power MOSFETs. Depending upon the duty cycle and the input power supply, a specific DC component of the signal is passed to the output by a second order low pass LC filter. Due to the nonideality of the filter, residual high harmonics are also passed. The fundamental difficulty in integrating a switching converter on-chip is the significant area occupied by the LC filter.
III. EVALUATION OF SWITCHING CONVERTER EFFICIENCY
The proposed design methodology is for generating and distributing numerous power supplies from a single input power supply within a 3-D cube. By utilizing a combination of linear and switching buck converters, high efficiency is achieved over a wide range of conversion ratios. A distributed filter within the switching buck converter is used to further improve power efficiency. In this section, the efficiency of several 2-D and 3-D converters is evaluated.
Since energy losses during power conversion is a significant concern, the primary focus of the proposed methodology is on increasing converter efficiency over a wide range of conversion ratios. Based on [13] , the efficiency of a switching converter in a 180-nm (curve a) and 130-nm (curve b) 2-D technology as well as an ideal linear converter (curve c) and a switching converter with a distributed filter (curve d) based on the MIT Lincoln Laboratory 180-nm 3-D technology [14] is depicted in Fig. 4 . The efficiency of the switching converter excluding any filter losses is also shown as a reference (curve e). In the 180-nm CMOS 2-D technology (curve a), the efficiency of an ideal linear converter (curve c) surpasses the efficiency of a conventional switching converter above a 0.5 conversion ratio. In the 130-nm technology (curve b), however, the efficiency of an ideal linear converter is higher than a conventional switching converter above a 0.65 conversion ratio. The low efficiency of a switching converter can be attributed to the dynamic power losses of the power MOSFETs (and the drivers) and the inductor losses within the LC filter. With advances in technology, however, switching converters tend to achieve higher efficiencies than a linear converter over a wider range of conversion ratios due to the decreased parasitic capacitance of the power MOSFETs and improvements in on-chip inductor technologies.
As a reference, consider the efficiency of an optimal switching converter excluding filter losses (curve e). As evident from curve e, the associated filter losses significantly reduce the converter power efficiency. The efficiency of a switching converter employing the distributed 3-D filter [15] , [16] is also shown in Fig. 4 (curve d) . The distributed filter increases the efficiency of a switching filter as compared to an ideal linear and a conventional switching converter in both a 180-nm and 130-nm technology. Note that at a 0.8 conversion ratio, the power efficiency of the linear converter surpasses the efficiency of the switching converter (curves c and d).
Switching 3-D converters exhibit higher efficiency as compared to other on-chip DC-DC converters due to the lower resistance of the distributed filter as compared to the on-chip in- ductor. On-chip inductors exhibit a high series resistance due to narrow metal lines, capacitive coupling with the substrate and other metal lines, and eddy currents [17] . An on-chip inductor typically exhibits a series parasitic resistance of 0.5 to 2 [18] . Additionally, the current flow through a spiral on-chip inductor is limited by the width of the metal lines comprising the inductor and the number of turns, which ultimately determine the inductance. Alternatively, by adding additional parallel interconnects, the distributed filter can provide a significantly larger amount of current to the load with a lower parasitic resistance. For example, the distributed 3-D converter efficiency presented in Fig. 5 is obtained with 40 parallel 0.5 mm long interconnects with a parasitic resistance of 14.5 m m. The total resistance (excluding the 3-D vias) of the distributed filter spanning three planes is therefore . To further decrease this resistance, additional parallel interconnects can be added (with an additional area penalty). The distributed filter typically exhibits a lower resistance than the parasitic resistance of a spiral on-chip inductor.
From the above discussion, the following conclusions can be drawn. A switching converter with a distributed filter is superior in power efficiency as compared to on-chip linear and conventional switching converters. A detailed analysis of the power losses within the distributed 3-D switching converter is described in Section V-B. Due to the losses of a switching converter with a distributed filter operating at higher switching ratios (in this example, 0.8), a linear filter is more efficient for these conversion ratios. To obtain the highest efficiency over a wide range of conversion ratios, a methodology that uses a linear or a switching converter is proposed. As evident from Fig. 4 , a switching converter with a distributed filter should be used up to a critical conversion ratio (in this example, the ratio is 0.8). Above this critical ratio, a linear filter provides the highest efficiency.
Alternatively, a dualsystem can further improve efficiency. In this approach, two external power supplies and are provided where is higher than . As observed in Fig. 4 , the highest efficiency is obtained at higher conversion ratios. By separating the conversion range into three sections, overall performance is improved, as shown in Fig. 5 . In this example, equals 0.4. The highest power efficiency depends upon the required conversion ratio. For conversion ratios between 0.2 to 0.4 and 0.8 to 1, a linear 3-D converter is preferable, while for conversion ratios between 0.4 to 0.8, a switching converter with a distributed filter provides the highest power efficiency. Over the entire conversion range (0.3 to 1), the power efficiency ranges from 65% to about 95% (at a 0.4 conversion ratio).
Based on the observations drawn from the aforementioned discussion, a novel linear converter is proposed in Section IV. In Section V, a switching converter with a distributed filter is described.
IV. A LINEAR CONVERTER IN 3-D TECHNOLOGY
A 3-D based linear converter is illustrated in Fig. 6 . The current is distributed within the interconnect network. The transmission lines are connected by 3-D vias, forming a network that spans from the first plane to a target plane. To adhere to electromigration and current density rules, several interconnect networks, illustrated in Fig. 6 , are connected in parallel, providing the required current load. On the first plane, current mirror transistors ( and ) conduct the primary portion of the current load. The current mirror produces a high output impedance at the input to the interconnect on the first plane. The same amount of current will flow within the interconnect network regardless of the voltage ripple. The remaining portion of the current flows through the PMOS transistor which accommodates the input voltage, manufacturing process, and DC current load variations.
An amplifier connected in a negative feedback loop controls the gate voltage of transistor . By comparing the voltage at the output of the network to a reference voltage , the amplifier adjusts the gate voltage of transistor to maintain a stable output power supply. Note that the voltages used to bias this amplifier are also provided by the current mirror bias circuit. The decoupling capacitor at the output reduces the voltage ripple produced by the transient current load.
The size of transistors , and within the 3-D linear converter depends upon the required DC current load as well as the transient behavior of the current load. Different switching events occur at different times for relatively long periods of times, producing DC current load fluctuations. To ensure proper function of the 3-D linear converter, transistor is placed within a closed feedback loop, providing additional current to the load.
Assuming the maximum DC current load fluctuation is , transistor is designed to provide under nominal operation conditions (no current fluctuation). Hence, and provide the remaining portion of the DC current load, . In this manner, by adjusting the gate voltage of (Fig. 6 ), the load current is accordingly increased or decreased. For example, if an additional current is required, increasing the gate voltage of provides a current of through . The total DC current flowing to the load is therefore . Alternatively, if a smaller current is required by an amount , decreasing the gate voltage of M9 provides a current of through . The total DC current flowing to the load in this scenario is therefore . As described in Section II-A, the maximum power efficiency of a linear converter is determined by the ratio of the output voltage to the input voltage. Current efficiency is therefore a useful metric for linear converters. In this linear converter circuit ( Fig. 6 ), three currents have a direct DC path to ground which reduce the current efficiency. The total lost current is (4) where is the ratio of the width of transistor and . Thus, assuming , the power efficiency of a linear converter is (5) where is the DC current load (6) In (6), is the time period of the current load, which corresponds to the clock signal frequency.
V. A SWITCHING CONVERTER IN 3-D TECHNOLOGY
In this section, a switching converter with a distributed filter is described. In Section V-A, the operating principle and methodology for designing a distributed filter are presented. An analysis of the power efficiency of the combined 3-D switching converter with a distributed filter is described in Section V-B.
A. Distributed Filter
In this subsection, a novel distributed filter within a switching converter for 3-D circuits is introduced. In Section V-A1, the principle behind the operation of a distributed filter is presented. The physical structure and typical current load characteristics are described in Section V-A2, while in Section V-A3 the transfer function of the distributed filter is developed.
1) Principle of a Distributed Filter:
The proposed filter exploits the impedance characteristics of long transmission lines. This type of interconnect behaves as a low pass filter which can be utilized within a buck converter. In this manner, the high frequency harmonics of the AC signal are filtered, producing a DC signal at the output. The distributed low pass filter spans multiple planes of a 3-D circuit, providing the required power supply to a specific circuit domain.
To obtain insight into the operation of a distributed filter as compared to a lumped LC filter, consider the transfer function of two types of filters, as depicted in Fig. 7 . A second order low pass LC filter is used in a typical conventional DC-DC converter. When the effective output resistance of the power MOSFETs and the effective series resistance of the inductor are included, two poles at different frequencies are formed, resulting in a roll-off slope of 20 dB/decade in the megahertz and 40 dB/decade in the gigahertz frequency range. The frequency behavior of a distributed filter in the megahertz frequency range is therefore similar to a lumped LC filter, as can be observed in and the interconnect resistance are included in the analysis, a pole in the megahertz frequency is formed, resulting in a roll-off slope of 20 dB/decade. Note that in this example, a sharp 100 dB/decade roll-off slope is formed in the gigahertz frequency range, suppressing the high frequency harmonics of the AC signal produced by the power MOSFETs. The distributed nature of the proposed filter forms multiple poles at approximately the same high frequency, resulting in a large negative slope.
As compared to a lumped LC filter, the transient current flowing within a distributed filter exhibits exponential waveform characteristics, as depicted in Fig. 8 . To demonstrate this behavior, consider a simplified model of the distributed switched DC-DC converter, as shown in Fig. 9 . The switches and represent the power MOSFETs. The resistance and capacitance are, respectively, the effective resistance and capacitance of the distributed filter, while is the load. Since the input voltage is a periodic waveform (with a period ), the output voltage of the network shown in Fig. 9 is described by an infinite series (7) where (8) (9) and . During the time interval ( is an integer number and is the duty cycle), corresponding to the state when is closed and is open, the current flowing within the distributed filter is (10) where is described in (7) . Consequently, during the complementary time interval , corresponding to the state when is open and is closed, the current flowing within the distributed filter is (11) The DC component of (Fig. 8) is (12) As expected from an ideal circuit and supported by (10) and (11), the output capacitance charges during and discharges during .
2) Physical Structure and Current Load Properties of a 3-D Filter:
The proposed distributed filter is depicted in Fig. 10 . The filter is driven by power MOSFETs (Fig. 3) which are modeled as a voltage source followed by an effective resistance . The voltage source is assumed to be periodic, as described in Section I-C.
The filter is composed of transmission lines terminated with lumped capacitances. The inter-plane structure is connected by 3-D vias. At the target plane , the load is represented by a periodic current load and a reference clock signal. Note that the current load characterizes the approximate current profile of a specific circuit module on a plane.
remains at during clock low, providing DC current flow by the power supply. As with a conventional buck converter, a feedback PWM circuit senses the output node of the filter and adjusts the duty cycle of the signal driving the power MOSFETs (Fig. 3) .
In 3-D circuits, the ability to deliver current is primarily limited by the 3-D vias. The maximum current that can be delivered through a single 3-D via therefore determines the current magnitude (13) where , and are the maximum current density, cross-sectional area, and number of 3-D vias on the same plane, respectively. Consequently, the maximum cross-sectional area of the interconnects (Fig. 10) distributing current within the different planes is (14) where is the maximum current density of the interconnect.
In practical circuits, however, a significant amount of current is sunk by the load. To satisfy this requirement, multiple structures , as depicted in Fig. 10 , are connected in parallel, delivering amperes. In this case, the number of 3-D vias within the filter on each plane is equal to the number of parallel connected structures . The effective resistance and inductance per unit length of the interconnects and 3-D vias, as well as the output resistance of the driver (Fig. 10) , are times smaller. The capacitance per unit length of the interconnects and 3-D vias, as well as the on-chip lumped capacitors, are times larger.
3) Transfer Function of a 3-D Filter:
To characterize the impedance of the filter (between and ), the overall transfer function is based on the matrices. Hence, the overall matrix of a filter spanning planes is (15) The right matrix in the right-hand side of (15) is (16) where and are the characteristic impedance and propagation constant of the interconnects, respectively, and are the interconnect length and capacitance on the th plane, respectively, and are the characteristic impedance and propagation constant of the 3-D vias, respectively, and is the length of the 3-D via on the th plane. The transfer function of the filter is (17) where is obtained from (15) .
Since a practical filter within a buck converter does not provide ideal low pass characteristics, the signal at node B, shown in Fig. 3 , carries a small amount of high frequency harmonics generated by the switching power MOSFETs. Hence, the voltage at node B is (18) where is the DC component of the output voltage and is the voltage ripple transferred by the nonideal characteristics of the filter. When only the fundamental harmonic is passed, exhibits a sinusoidal behavior (19) To satisfy a target ripple voltage (peak-to-peak), the filter transfer function at the switching frequency has to achieve a specific magnitude. To satisfy this objective, consider the output signal in the frequency domain (20) The periodic input signal can be represented by a Fourier series (21) where is the th harmonic of the signal. In the case of the signal illustrated in Fig. 12 and assuming , the fundamental harmonic (positive and negative) is (22) Equation (20) implies that the required amplitude of the transfer function for a specific ripple voltage is (23) Once the current profile of a circuit is determined, the interconnect length to , shown in Fig. 10 , and the required ripple voltage are chosen. Based on (17), the magnitude of the transfer function at is plotted as a function of the capacitances to . The interconnect length and capacitances are chosen to satisfy (23) .
An important issue is the duty cycle of the signal driving the power MOSFETs (Fig. 10 ) that produces the correct power supply voltage. Note that in this case, the duty cycle determined by does not provide the proper DC voltage level. This behavior occurs since the signal at the input of a distributed filter is degraded by the resistance and the input impedance of the filter , forming a voltage divider. To produce the duty cycle required for a specific DC voltage, consider the input impedance of the filter at DC (24) where , and are defined in (16) , and is the DC component of the current load (6) . The DC component of the signal at the input of the filter (including in Fig. 10) is (25) the DC voltage transferred by the filter to the target plane. In (25), is the duty cycle provided by the PWM feedback circuit (Fig. 3) . Consequently, to achieve a specific DC voltage at the output of the filter, the duty cycle is (26) Observe from (26) that is always larger than , limiting the magnitude of the generated power supply. When the interconnects within the distributed filter are resistive, approaches (no reflections occur at the input). It is typically preferable to design the filter to ensure that is closer to to provide a large tuning range for the PWM circuit.
B. Power Losses of Switching Converter With Distributed Filter
A switching converter with a distributed filter is illustrated in Fig. 11 . The distributed filter passes the DC and residual higher order harmonic components of the signal at the output of the power MOSFETs ( and ). The AC signal produced by and is shown in Fig. 12 . The filter is comprised of an interconnect network that spans multiple planes. Capacitors to are connected to each interconnect while the 3-D vias connect the interconnects throughout the planes, forming a distributed filter structure.
The input power dissipated by the distributed filter (Fig. 11 ) is (27) where is the rms voltage of the input signal, is the effective output resistance of the power MOSFETs and , and is the input impedance of the filter network at (24) . The output power at the load of the filter is
The power MOSFETs are driven by buffers controlled by a pulse width modulation (PWM) circuit. The PWM circuit senses the output voltage and generates the required duty cycle to maintain a stable output voltage. The design of the power MOSFETs and drivers for maximum power efficiency is adopted from [1] . where is the effective resistance of a 1 m wide transistor (PMOS or NMOS), is the width of the power MOSFET, is the root-mean-square current passing through the power MOSFET, is the switching frequency, is the tapering factor of the buffers, and , and are the gate oxide, gate-to-source, gate-to-drain, and drain-to-body capacitances, respectively, of a 1 m wide transistor. is the unit energy per 1 m wide power MOSFET consumed during one switching cycle (32)
The total power consumption of both power MOSFETs is The optimal design of the drivers and power MOSFETs does not consider the power consumed by the distributed filter. As mentioned earlier and evident from (29) and (31), increasing the width of the power MOSFETs decreases the resistive power component while increasing the dynamic power. When both components are equal, minimum power is dissipated. Concurrently, decreasing the width of the power MOSFETs increases the effective output resistance of the power MOSFETs, reducing the power dissipated by the distributed filter, as evident in (27). Minimizing the power dissipation of the entire network, therefore, may result in differently sized power MOSFET than the optimal width (minimum dynamic and resistive loss) specified by (34).
VI. CASE STUDY
Based on the approach described in Section III and illustrated in Fig. 4 , two case studies are presented in this section. Conversion from 3.3 V to 2.5 V and to 1.0 volt, based on the MIT Lincoln Laboratories (MITLL) 180-nm CMOS 3-D technology [14] , is demonstrated, assuming current distribution from the first plane to the third plane. In both cases, the target voltage ripple at the output is %. Additionally, the current load profile has the following characteristics:
GHz, and are and , respectively, and and are 0.5 and 2 A, respectively, resulting in 1 A DC current. An approach is employed to support a wide range of conversion ratios (in this example, 3.3 V to 1.0 volt).
The maximum current density in the MITLL 3-D technology is (40) To adhere to electromigration rules in this technology, the width of a single interconnect is chosen to be 2.5 m, supporting a DC current of 5 mA. To conduct a maximum 2.5 A current , 500 distributed filters are connected in parallel. In Section VI-A, a linear 3-D converter is used to convert from 3.3 V to 2.5 V (high conversion ratio). In Section VI-B, a switching converter with a distributed filter is used to convert from 3.3 V to 1.0 V (low conversion ratio).
A. 3.3 V to 2.5 V Conversion
The length of the interconnects on each plane is chosen to be 0.1 mm long. The source transistors (Fig. 6 ) have been designed with the transistor widths listed in Table I Fig. 14(a) . The output signal exhibits a voltage undershoot of 386 mV, settling to 2.5 V after 156 ns. The response of the linear converter to a decrease of 100 mA in the current load with a 20-A/ s slew rate is shown in Fig. 14(b) . In this case, the output voltage exhibits an overshoot of 187 mV over a period of 523 ns. Note that the settling time when the current load is decreased by 100 mA is fairly long due to the relatively low gain of the amplifier.
B. 3.3 V to 1.0 V Conversion
To achieve maximum power efficiency for a conversion ratio of 0.3, the use of a switching converter with a distributed filter is required (Fig. 4) . The same current load specifications as for the linear converter are assumed in this example. The methodology described in Section V-A is used to design the distributed filter.
Designing a switching converter with a distributed filter requires an iterative approach, since the effective output resistance of the power MOSFETs affects the magnitude of the duty cycle which determines the output voltage. Concurrently, the duty cycle affects the design of the drivers and power MOSFETs. The iterative approach converges within a few iterations.
To ensure the voltage ripple of the output power supply is 50 mV ( 2.5% of 1 V), the magnitude of the transfer function of the distributed filter, described by (23) , switching at 100 MHz has to be equal to or less than 0.0149. To design the distributed filter, the resistance, inductance, and capacitance per unit length of the interconnects (Metal 3) and 3-D vias are extracted based on the predictive technology model (PTM) [19] - [21] , as listed in Table II . The width of the interconnects is determined by the maximum current density of the MITLL 3-D technology. Assuming that both the interconnect and 3-D vias support the same current density of 3 mA/ m , the maximum cross-sectional area Fig. 10 .
The magnitude of the transfer function at for different capacitances and interconnect lengths, assuming and , is depicted in Fig. 15 . As the interconnect length increases, less capacitance is required, as evident in Fig. 15 . To satisfy the required voltage ripple (50 mV), the interconnect length in this example is mm with a capacitance nF per plane. In this example, the required duty cycle of the signal driving the power MOSFETs is 0.46, as specified by (26).
The width of the power MOSFETs and the distributed filter structure are determined for maximum power efficiency. The MOSFET, filter, and total power dissipation as a function of the ratio between the effective output resistance of the power MOSFETs and the optimal power MOSFETs is shown in Fig. 16 . To minimize the power dissipation, the effective output resistance of the power MOSFETs is four times , resulting in a width of 5.3 mm for the PMOS and 3.7 mm for the NMOS transistor. Since this circuit is designed to provide 2.5 A maximum current, 500 filter circuits on each plane with 0.5 mm long interconnects are connected in parallel (assuming a single interconnect conducts 5 mA maximum current). Assuming a 10 fF/ m capacitance density in the MITLL 3-D technology [14] , the area of the switching converter is about 2.6 2.6 mm (mostly occupied by on-chip capacitors) and the efficiency is 44%. Although this converter exhibits relatively low power efficiency, note the on-chip conversion from 3.3 V to 1.0 V while distributing 2.5 A maximum current. This capability is reported for the first time. As compared to other converters, the proposed 3-D converter exhibits superior performance, as described in Section VII. The output voltage produced by this converter, exhibiting 49.5 mV voltage ripple, is shown in Fig. 17 .
The transient response of the switching 3-D converter to abrupt changes in the current load is shown in Fig. 18 . In this example, the response of the switching converter response is shown for an increase of 200 mA current load with a 20-A s slew rate. The output signal exhibits a voltage overshoot of 100 mV, settling to 1.0 V after 1.04 s. Note the smooth response of the switching converter as compared to the linear converter shown in Fig. 14 . 
VII. PERFORMANCE COMPARISON AND DISCUSSION
The switching converter occupies a relatively large area due to the significant amount of capacitance to provide a stable power supply while delivering several amperes of current. The area occupied by the on-chip capacitors, however, is predicted to decrease with advanced technologies. The MOS capacitor density can be estimated as , where and are the dielectric constant and MOS oxide thickness, respectively [23] . MOS capacitor densities as a function of technology are shown in Fig. 19 . Note the expected doubling in density over the next several technology nodes. Furthermore, the feasibility of fabricating extremely large on-chip capacitances has been demonstrated [24] , where a 250-nF on-chip MIM capacitor in 90-nm technology has been implemented. Alternatively, by exploiting the Miller effect, small area active circuit based capacitors can also be used, albeit requiring additional power [5] .
The multiple plane structure in 3-D circuits suggests that area is less of a concern. Thus, several planes can be dedicated to accommodate the required capacitors. Note that a conventional LC filter not only requires integration of an inductor but also a significant amount of capacitance. For example, an on-chip 5-nH inductor requires a 35-nF capacitor to achieve 5% output voltage ripple at 100 MHz with 0.46-output resistance of the power MOSFETs (which corresponds to conducting 2.5 A maximum current). To evaluate the ability of providing a wide voltage conversion range, as required in 3-D circuits, the proposed converter is compared to three on-chip converters, as shown in Fig. 20 . The proposed converter in this example distributes 200 mA maximum current. As evident from Fig. 20 , the power efficiency of the proposed circuit is greater than the other converters. A primary reason for the improved power efficiency is that the proposed circuit eliminates the need for an on-chip inductor with associated losses. Additionally, the circuit is composed of a linear or switching converter with the distributed filter (depending on the required conversion ratio) further increasing the efficiency. The 3-D converter performance results are based solely on dynamic circuit simulation. To provide a fair comparison, note that the results described in [8] , [11] , and [18] are based on experimental measurements.
A performance comparison between the 3-D converters and six different approaches for on-chip DC-DC conversion is listed in Tables III and IV. In Table III , the performance characteristics of state-of-the-art linear, switched-capacitor, and switching converters in 2-D and 3-D technologies are compared. The performance of the 3-D converter with a 3.3 V input power supply, 100 MHz switching frequency, and 5% voltage ripple based on the MITLL CMOS/SOI 180-nm technology is listed in Table IV. As can be observed from this comparison, the proposed circuit achieves superior performance. This buck converter efficiently distributes current in the ampere range as compared to other approaches that only provide sub-ampere current loads while maintaining reasonable power efficiency.
To evaluate the relative performance of the individual DC-DC converters, a constant has been introduced (41) where and are the converter power efficiency and maximum current load, respectively, and and are the conversion ratio and converter area, respectively. The weights , and represent the relative significance of the power efficiency, current load, and area of the DC-DC converter, respectively. In this manner, the most critical performance criteria, power efficiency, current load, conversion ratio, and converter area, are captured in one constant. From (41), this constant is proportional to the performance since high values of translate into high performance.
As observed in Tables III and IV (bottom row) , for , the proposed 3-D distributed filter exhibits comparable or higher performance as compared to other circuits described in the literature. Note that as compared to switching converters, the 3-D converter (when used as a switching converter) exhibits superior performance. Similarly, as compared to linear converters [8] and [9] , the 3-D converter (when used as a linear converter) exhibits significantly higher performance.
The proposed converter enables a wide voltage conversion range, achieving the highest power efficiency as compared to other approaches. Note that these results are obtained based on dynamic circuit simulation. The area required by the proposed circuit is comparable to other approaches. These properties and the distributed nature of the converter make the proposed converter highly suitable for 3-D integration, where multiple voltage domains are required. An evaluation of the 3-D DC-DC converter to current load variations and control loop compensation is described in the remainder of this section. a) Current Load: A primary advantage of the proposed converter as compared to a conventional DC-DC converter is the ability to deliver a large amount of current to the load. This property is due to the parallel nature of the distributed filter structure. Thus, the current load scales linearly with the number of parallel connections. The current load and density of a specific 3-D technology constrains the number of parallel interconnects. Consequently, the on-chip capacitance increases in proportion to the number of parallel connections. Hence, the limiting performance factor is the area occupied by the on-chip capacitors. For a conventional DC-DC converter with an LC filter, the limiting performance component is the on-chip inductor. Issues related to the design of the on-chip inductor prevent conducting large amounts of current to the load.
To explore the power efficiency of the 3-D switching converter for different current loads, consider the efficiency expression (39). The terms that determine the power efficiency in (33) are and . Note that the term (33) is proportional to . The term (27) is inversely proportional to the effective output resistance of the power MOSFETs and the input impedance of the distributed filter. Both and are inversely proportional to . The overall efficiency of the 3-D switching converter therefore increases when the load current decreases. For example, in the case study of the 3-D switching converter, the efficiency is a function of the maximum current load for different conversion ratios, as depicted in Fig. 21 . The general trend observed in Fig. 21 is that the power efficiency increases at low current loads for all conversion ratios. The primary reason for this trend is that the power dissipated by the distributed filter decreases at low current loads due to the increase in the effective output resistance of the power MOSFETs (due to the use of narrower width power MOSFETs).
b) Control Loop Compensation: As with every feedback loop, the stability of the system is of significant importance. Therefore, in a conventional buck converter, Type 2 or Type 3 compensation schemes are used to stabilize the control feedback loop in the voltage-mode converter [7] . Since the filter in the 3-D switching converter exhibits a distributed nature, additional poles and zeros exist. These poles and zeros, however, are significantly higher in frequency than the unity gain frequency (the crossover frequency) of the open loop transfer function and therefore do not affect the design of traditional compensation networks (Type 2 or Type 3). The nondominant poles and zeros within the 3-D filter are higher in frequency than the unity gain frequency due to the small total resistance of the parallel interconnects.
To justify this assumption, consider the transfer function of the distributed filter. It is intractable to extract a closed-form expression for the poles and zeros of the transfer function of the distributed filter. A graphical representation of the transfer function is therefore used from which the poles and zeros can be estimated, as described in the following example. In this example, the transfer function of the distributed filter used to convert from 3.3 V to 1.0 V (see Section VI-B) and an ideal LC filter is shown in Fig. 22 . Note that the LC components are chosen to support the same conversion requirements as in the 3-D case. As expected, the transfer function of the LC filter exhibits a roll-off slope of dB/decade while the distributed 3-D filter exhibits a roll-off slope of dB/decade in the frequency range of interest (up to 100 MHz). The distributed 3-D filter therefore contributes one fewer pole to the open loop transfer function than a conventional LC filter, resulting in a simpler Type 2 compensation network. Summarizing, compensating the distributed filter is similar to compensating a conventional LC filter with a significant effective parasitic resistance (ESR) of the output capacitance [7] . 
